aboutsummaryrefslogtreecommitdiffhomepage
path: root/src-backend
AgeCommit message (Expand)AuthorFilesLines
2024-06-02Don't use ref types for function referencesSamuel Lidén Borell1-2/+2
2024-05-25aarch64: Fix type bug in CONDTRAPSamuel Lidén Borell1-1/+2
2024-05-25Backend: Fix incorrect addresses of stack variablesSamuel Lidén Borell2-5/+6
2024-05-25aarch64: Fix clobbering of temporary regsSamuel Lidén Borell1-15/+22
2024-05-25aarch64: Fix silent truncation of 12-16 bit immediatesSamuel Lidén Borell1-4/+4
2024-05-25Backend: Fix offset of aligned struct fieldsSamuel Lidén Borell1-1/+2
2024-05-25Backend: Check that CSBE_OPV_DISCARD flag is used correctlySamuel Lidén Borell1-0/+4
2024-05-25Backend: Preserve trapping (if needed) during IR peephole optimizationSamuel Lidén Borell1-7/+11
2024-05-25Backend: Also optimize arithmetic ops of mixed typesSamuel Lidén Borell2-9/+142
2024-05-25aarch64: Optimize out MADD for elemsize==1Samuel Lidén Borell1-6/+9
2024-05-25aarch64: Emit (inline unrolled) memcpy for large LOADGLOBALSamuel Lidén Borell1-8/+75
2024-05-24Backend: Check applicability/state of CSBE operationsSamuel Lidén Borell2-1/+67
2024-05-24Backend: Fix implicit return when last statement is not last EBBSamuel Lidén Borell3-0/+27
2024-05-23Backend: Fix undersized bitfieldSamuel Lidén Borell2-17/+23
2024-05-22aarch64: Use emit_load_imm so large immed's get handled correctlySamuel Lidén Borell1-6/+15
2024-05-11Update copyright yearsSamuel Lidén Borell24-24/+24
2024-05-10Backend: Fix negative immediatesSamuel Lidén Borell1-18/+48
2024-05-10aarch64: Fix sign-extension in load instructionsSamuel Lidén Borell1-1/+1
2024-05-10Backend: Put cross-call temporaries in callee-saved var-lanesSamuel Lidén Borell1-0/+20
2024-05-10aarch64: Emit code for ir operation ADDRGLOBALSamuel Lidén Borell1-3/+29
2024-05-10Backend: Implement relocations of references to .rodataSamuel Lidén Borell6-13/+54
2024-05-10aarch64: Fix load/store size of boolSamuel Lidén Borell1-2/+2
2024-05-10aarch64: Don't split machine-code buffer inside adrp+add comboSamuel Lidén Borell1-1/+1
2024-05-10Backend: Allow datadefs after defs_done (for inline literals)Samuel Lidén Borell2-3/+6
2024-05-10aarch64: Fix relocation/address computation of SlulApp_mainSamuel Lidén Borell1-11/+20
2024-05-09elf: Fix .symtab and .dynsym entries of datadefsSamuel Lidén Borell1-79/+93
2024-05-09Backend: Reserve space for library references and symbolsSamuel Lidén Borell3-8/+59
2024-05-09Backend: Don't process unallocated variablesSamuel Lidén Borell2-2/+8
2024-05-09elf: Fix .rodata section address on aarch64Samuel Lidén Borell1-1/+1
2024-05-09Minor readme and TODO updatesSamuel Lidén Borell1-2/+2
2024-05-09Backend: Fix memcpy with NULL and length = 0Samuel Lidén Borell1-1/+5
2024-05-08Backend: Emit contents in .rodata sectionSamuel Lidén Borell12-40/+289
2024-05-08x86: Add type sizes/alignmentsSamuel Lidén Borell1-0/+77
2024-05-06ir: Emit integer, array and struct values for datadefsSamuel Lidén Borell3-11/+9
2024-05-05Backend: Initial-values for datadefs + IR-gen of string literalsSamuel Lidén Borell3-45/+147
2024-05-05Backend: Remove SLUL_STRING type, and use plain DPTRSamuel Lidén Borell6-36/+10
2024-05-05Backend: Update renamed constantsSamuel Lidén Borell1-4/+2
2024-05-04Backend: Variable indexes in LOADELEM/ADDRELEMSamuel Lidén Borell4-15/+34
2024-05-04Backend: Merge ADDRSTATICELEM/ADDRDYNAMICELEM into ADDRELEMSamuel Lidén Borell3-38/+42
2024-05-04aarch64: Fix calculation of GOT offsetSamuel Lidén Borell1-3/+5
2024-05-03aarch64: Emit code for ir operations ADDRSTATICELEM, LOADSTATICELEMSamuel Lidén Borell4-9/+86
2024-05-03aarch64: Fix off-by-one error in reg save/restoreSamuel Lidén Borell2-7/+7
2024-05-01Backend: Fix variable usage detection of function parametersSamuel Lidén Borell1-2/+3
2024-05-01Backend: Add macros for checking operand kindSamuel Lidén Borell3-25/+27
2024-05-01Backend: Optimize out EQ/NEQ/LT/... with zero when followed by CONDJUMPSamuel Lidén Borell1-26/+118
2024-05-01Backend: Break out liveness handling from csbe_operand_*Samuel Lidén Borell1-6/+16
2024-05-01Backend: Add macro for inverting IR-level condition codesSamuel Lidén Borell4-7/+9
2024-04-28Backend: Optimize out redundant MOVE'sSamuel Lidén Borell3-27/+103
2024-04-28Add/remove TODO'sSamuel Lidén Borell1-1/+1
2024-04-28Backend: Optimize out no-op ADD/SUB/DIV'sSamuel Lidén Borell1-17/+66
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-19 02:07:50 +0000