aboutsummaryrefslogtreecommitdiffhomepage
path: root/src-backend/codegen
AgeCommit message (Expand)AuthorFilesLines
2024-05-25aarch64: Fix type bug in CONDTRAPSamuel Lidén Borell1-1/+2
2024-05-25Backend: Fix incorrect addresses of stack variablesSamuel Lidén Borell2-5/+6
2024-05-25aarch64: Fix clobbering of temporary regsSamuel Lidén Borell1-15/+22
2024-05-25aarch64: Fix silent truncation of 12-16 bit immediatesSamuel Lidén Borell1-4/+4
2024-05-25Backend: Fix offset of aligned struct fieldsSamuel Lidén Borell1-1/+2
2024-05-25aarch64: Optimize out MADD for elemsize==1Samuel Lidén Borell1-6/+9
2024-05-25aarch64: Emit (inline unrolled) memcpy for large LOADGLOBALSamuel Lidén Borell1-8/+75
2024-05-23Backend: Fix undersized bitfieldSamuel Lidén Borell2-17/+23
2024-05-22aarch64: Use emit_load_imm so large immed's get handled correctlySamuel Lidén Borell1-6/+15
2024-05-11Update copyright yearsSamuel Lidén Borell10-10/+10
2024-05-10Backend: Fix negative immediatesSamuel Lidén Borell1-18/+48
2024-05-10aarch64: Fix sign-extension in load instructionsSamuel Lidén Borell1-1/+1
2024-05-10aarch64: Emit code for ir operation ADDRGLOBALSamuel Lidén Borell1-3/+29
2024-05-10Backend: Implement relocations of references to .rodataSamuel Lidén Borell4-6/+30
2024-05-10aarch64: Fix load/store size of boolSamuel Lidén Borell1-2/+2
2024-05-10aarch64: Don't split machine-code buffer inside adrp+add comboSamuel Lidén Borell1-1/+1
2024-05-10aarch64: Fix relocation/address computation of SlulApp_mainSamuel Lidén Borell1-11/+20
2024-05-08Backend: Emit contents in .rodata sectionSamuel Lidén Borell5-1/+6
2024-05-08x86: Add type sizes/alignmentsSamuel Lidén Borell1-0/+77
2024-05-05Backend: Remove SLUL_STRING type, and use plain DPTRSamuel Lidén Borell4-29/+7
2024-05-05Backend: Update renamed constantsSamuel Lidén Borell1-4/+2
2024-05-04Backend: Variable indexes in LOADELEM/ADDRELEMSamuel Lidén Borell4-15/+34
2024-05-04Backend: Merge ADDRSTATICELEM/ADDRDYNAMICELEM into ADDRELEMSamuel Lidén Borell1-28/+18
2024-05-04aarch64: Fix calculation of GOT offsetSamuel Lidén Borell1-3/+5
2024-05-03aarch64: Emit code for ir operations ADDRSTATICELEM, LOADSTATICELEMSamuel Lidén Borell3-8/+86
2024-05-03aarch64: Fix off-by-one error in reg save/restoreSamuel Lidén Borell2-7/+7
2024-05-01Backend: Add macros for checking operand kindSamuel Lidén Borell1-8/+8
2024-05-01Backend: Add macro for inverting IR-level condition codesSamuel Lidén Borell2-5/+5
2024-04-28Backend: Fix clang --analyze warningSamuel Lidén Borell1-1/+1
2024-04-26Backend: Add const on arch-independent data in codegenSamuel Lidén Borell4-17/+17
2024-04-26aarch64: Update and clean up commentsSamuel Lidén Borell1-39/+3
2024-04-26Backend: Fix callee-saved regs not being savedSamuel Lidén Borell3-4/+13
2024-04-26Backend: Fix uninitialized variables in codegenSamuel Lidén Borell1-3/+4
2024-04-26aarch64: Fix CALL_GET_RETURNSamuel Lidén Borell1-1/+2
2024-04-26aarch64: Emit code for ir operation CONDTRAPSamuel Lidén Borell2-6/+20
2024-04-26aarch64: Emit code for ir operation COMPAREJUMPSamuel Lidén Borell1-10/+22
2024-04-26aarch64: Fix incorrect jump source of CONDJUMPSamuel Lidén Borell2-2/+3
2024-04-26Backend: Move CSBEO_CONDJUMP optimization to arch-independent codeSamuel Lidén Borell2-39/+20
2024-04-26Backend: Add CSBE_TRAP_ON_ERROR defineSamuel Lidén Borell1-4/+10
2024-04-26irdump: Suppress trailing spaces after no-arg IR opsSamuel Lidén Borell1-1/+2
2024-04-26aarch64: Emit code for signed LT, LE, GT, GESamuel Lidén Borell1-4/+35
2024-04-26aarch64: Emit code for ir operations LAND, LOR, LXORSamuel Lidén Borell1-5/+32
2024-04-26aarch64: Emit code for ir operation LNOTSamuel Lidén Borell1-1/+7
2024-04-26aarch64: Boolean operations can be SIMPLE_INPUTS instructionsSamuel Lidén Borell2-32/+13
2024-04-26aarch64: Fix incorrect encoding of csincSamuel Lidén Borell1-6/+6
2024-04-26aarch64: Add missing cmp instructionsSamuel Lidén Borell2-16/+17
2024-04-25aarch64: Don't use registers for large or stack-allocated variablesSamuel Lidén Borell1-12/+22
2024-04-25aarch64: Fix missing mov for ir operation MOVESamuel Lidén Borell1-1/+11
2024-04-24Backend: Fix incorrect varlane allocation. Add commentsSamuel Lidén Borell1-0/+2
2024-04-24Backend: Auto-detect addressed variablesSamuel Lidén Borell5-5/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-19 16:17:55 +0000